Databases
StackOverflow2013
Postsdbo
POHow can I iteratively create buses of parameterized size to connect modules also iteratively created?
 

Note that there are some explanatory texts on larger screens.

plurals
  1. POHow can I iteratively create buses of parameterized size to connect modules also iteratively created?
    primarykey
    data
    text
    <p>I am trying to create a Multiplier module in verilog using the Combinational Logic approach, so that there is no clock involved. I want the module to have a generic definition, that is, I want the Multiplier to receive two factors of size M and N bits respectively and return a product of size M+N bits.</p> <p>The basic idea is to compute the sum of partial products, each one shifted to left a certain amount of bits according to its level. To understand this idea, look at the following example:</p> <p><strong>A = A3 A2 A1 A0 and B = B2 B1 B0</strong></p> <p>Then, <strong>A X B</strong> would be computed like this:</p> <pre><code> A3*B0 A2*B0 A1*B0 A0*B0 A3*B1 A2*B1 A1*B1 A0*B1 + A3*B2 A2*B2 A1*B2 A0*B2 ____________________________________________ </code></pre> <p>To make the sum of the partial products, I need to make the sum of the first two products (A times B0) + ([A times B1] &lt;&lt; 1), which can be easily made by means of a RippleCarryAdder [many concatenated FullAdders], and then use the ouput of this sum together with the following shifted partial product ([A times B2] &lt;&lt; 2) as the two inputs of a second RippleCarryAdder.</p> <p>More generally, to compute the product A[M-1:0] times B[N-1:0], we would need to use N-1 RippleCarryAdder's (each one defined for one bit more than the previous one) and somehow use the output of each one as one of the two inputs for the next one.</p> <p>So far, this is my uncomplete verilog code:</p> <p>First, the <strong>RippleCarryAdder parameterized</strong>, this works correctly</p> <pre><code>module RippleCarryAdder#(parameter N = 4)(A,B,Cin,S,Cout); input [N-1:0] A; input [N-1:0] B; input Cin; output [N-1:0] S; output Cout; wire [N:0] CC; assign CC[0] = Cin; assign Cout = CC[N]; genvar i; generate for (i=0; i &lt; N; i=i+1) begin: addbit FullAdder unit(A[i],B[i],CC[i],S[i],CC[i+1]); end endgenerate endmodule </code></pre> <p>The <strong>incomplete code for the Multiplier</strong></p> <pre><code>module Multiplier #(parameter M = 4, N = 4)(A,B,P); input [M-1:0] A; //Input A, size M input [N-1:0] B; //Input B, size N output [M+N-1:0] P; //Output P (product), size M+N wire [N-1:0] CC; //Bus for the carries of the RippleCarryAdders assign CC[0] = 1'b0; RippleCarryAdder#(M+1) adder0({1'b0,A&amp;{M{B[0]}}},{A&amp;{M{B[1]}},1'b0},CC[0], /*insert bus P0 here*/); /*I want bus P0 = (0 A[N-1]&amp;B[0] ... A[0]&amp;B[0]) + (A[N-1]&amp;B[1] ... A[0]&amp;B[1] 0) + CC[0], with CC[0] = 0 because it is the first sum */ genvar i; generate for (i=2; i &lt; N; i=i+1) begin: addPartialProduct RippleCarryAdder#(M+i) adder({A&amp;{M{B[i]}},{(i{1'b0}}},/*{CC[i-1],P[i-2]}*/,CC[i-2],/*P[i-1]*/,CC[i-1]); //When I do {CC[i-1],P[i-1]}, I mean the concatenation of the carry CC[i] (1 bit) with the product P[i-1] (several bits) end endgenerate //Finally, I want P = P[N-1], the output of the last RippleCarryAdder endmodule </code></pre> <p>So my question is: How can I define these P[i] buses of parameterized size so that they can be used to connect the inputs and outputs of each pair of consecutive RippleCarryAdder's? Notice that each bus P[i] would have size (M+i+1), for i = 0, ..., N-1</p> <p>If it is not possible, which other solutions there exist to make a parameterized Multiplier only using Combitional Logic (without clocks involved)?</p> <p>Thanks in advance.</p> <p>PS: I know there are efficient solutions using clocks, but the challenge is not to use them.</p>
    singulars
    1. PO
      singulars
      1. PTAnswer
    1. This table or related slice is empty.
    1. PTQuestion
    1. USm59
    1. USPablo Messina
    plurals
    1. PL
      singulars
      1. LTLinked
    1. PL
      singulars
      1. LTLinked
    1. This table or related slice is empty.
    1. PO
      singulars
      1. PTAnswer
    1. VO
      singulars
      1. POHow can I iteratively create buses of parameterized size to connect modules also iteratively created?
      1. This table or related slice is empty.
      1. VTUpMod
    2. VO
      singulars
      1. POHow can I iteratively create buses of parameterized size to connect modules also iteratively created?
      1. This table or related slice is empty.
      1. VTUpMod
    1. This table or related slice is empty.
 

Querying!

 
Guidance
A row detail

Detail views are divided into sections. All the information in the data section comes from columns in the selected row. The other sections display data from other, related rows.

Related data can be related in a to-one or a to-many fashion. Captions of data related in a to-many fashion link to a list view showing a filtered view of the table.

Try moving around until you find a non-empty to-many entry and click on the label to get to one. You can move back to the root by clicking on the database name in the header.

SQuiL has stopped working due to an internal error.

If you are curious you may find further information in the browser console, which is accessible through the devtools (F12).

Reload