Note that there are some explanatory texts on larger screens.

plurals
  1. POPartial FPGA reconfiguration and performance
    primarykey
    data
    text
    <p>These questions may sound very esoteric to most, but I'd really like to know more about this stuff.</p> <h2>1st</h2> <p>I'm wondering how long does it take for an FPGA to reconfigure itself, from the time its modelled circuit is powered down to the time a new one is in place and operational.</p> <p>I am aware that Place-&amp;-Route is a costly process, but that is because the P&amp;R tools must <em>decide where to put</em> the components and <em>how to route</em> them.</p> <p>Consider that P&amp;R analysis is done, and all that's left is actually reconfiguring the FPGA: is that a slow process by itself? Can it be done hundreds or thousands of times per second?</p> <p>There are several implications for such a possibility that I'm curious about. To name 2, it could allow us to serve an FPGA to multiple concurrent "clients" (the same way a GPU is capable of rendering stuff for multiple different programs), or provide for extremely fine-tuned circuits for long number-crunching processes of well-defined but numerous processing stages of highly asynchronous processing (think: complex Haskell programs).</p> <h2>2nd</h2> <p>Anothing thing I'd like to ask is whether an FPGA can be partially reconfigured in realtime, while the modelled circuit is powered and operational, as long as the parts being reconfigured are powered off, of course.</p> <p>Several interesting implications would arise from such a possibility as well, for example allowing for realtime reconfigurable buses, hardware emulation of neural networks, etc.</p> <p>Are such things being extensively researched right now? And how likely are they to be researched in the future?</p>
    singulars
    1. This table or related slice is empty.
    plurals
    1. This table or related slice is empty.
    1. This table or related slice is empty.
 

Querying!

 
Guidance

SQuiL has stopped working due to an internal error.

If you are curious you may find further information in the browser console, which is accessible through the devtools (F12).

Reload