Databases
StackOverflow2013
Postsdbo
PO
 

Note that there are some explanatory texts on larger screens.

plurals
  1. PO
    primarykey
    data
    text
    <p>There are generally two options for you:<br> 1) You could go ahead and implement your own HDMI receiver/transmitter modules in an HDL of your choice. But for your purpose this seems to be too time consuming and too much overkill, because all you want to do is "change some pixel values".<br> I also would not recommend this to a beginner in the field of HDL/FPGA.<br> The HDMI specification is also not available for free as far as I know, so this is probably not the cheapest solution.<br> 2) Use an existing IP core. Have you checked out the "Support Documents" at the bottom of the digilent page(link in your question)? There seems to exist a <a href="http://www.digilentinc.com/Data/Products/ATLYS/Atlys_HDMI_PLB_demo.zip" rel="noreferrer">reference design</a> which " <strong>accepts an HDMI input, buffers the input frames into memory, and then outputs the buffer to another HDMI port.</strong>"<br> If you have the necessary license to use the EDK(Embedded Development Kit) this reference design should contain exactly what you are looking for.<br> But even if you want a pure HDL solution, a look at the HDL source files coming with the EDK solution can't hurt.<br> A full license for the EDK also costs, but you can get a free 30 day evaluation license from Xilinx. </p> <p>Finally there are a lot of free IP cores available on the internet, e.g. on <a href="http://www.opencores.org" rel="noreferrer">OpenCores.org</a>. </p> <p>edit: I just found this Xilinx forum entry <a href="http://forums.xilinx.com/t5/Spartan-Family-FPGAs/Limitations-of-XAPP945-on-the-Atlys-Board/m-p/165404#M12272" rel="noreferrer">Understanding DVI/HDMI and Atlys</a> possibly covering some of the issues you are facing/goind to face. </p>
    singulars
    1. This table or related slice is empty.
    1. POVHDL/Verilog: access HDMI port
      singulars
      1. PTQuestion
    1. PTAnswer
    1. This table or related slice is empty.
    1. USdamage
    plurals
    1. This table or related slice is empty.
    1. This table or related slice is empty.
    1. This table or related slice is empty.
    1. This table or related slice is empty.
    1. VO
      singulars
      1. PO
      1. This table or related slice is empty.
      1. VTUpMod
    2. VO
      singulars
      1. PO
      1. This table or related slice is empty.
      1. VTUpMod
    3. VO
      singulars
      1. PO
      1. This table or related slice is empty.
      1. VTUpMod
    1. COreally useful information there. Thanks so much. Do you know if the Xilinx ISE Webpack will be enough to do the job?
      singulars
      1. PO
      1. USEamorr
    2. COthe Webpack schould bring all the tools you need, but as mentioned above to use the reference design you will need to get at least an evaluation license for the EDK(create an Xilinx user account if you have none, you can generate the license yourself in your account options then).
      singulars
      1. PO
      1. USdamage
    3. COI think I'll be heading over to the EEE guys to ask them if I can use one of their machines...
      singulars
      1. PO
      1. USEamorr
 

Querying!

 
Guidance
A row detail

Detail views are divided into sections. All the information in the data section comes from columns in the selected row. The other sections display data from other, related rows.

Related data can be related in a to-one or a to-many fashion. Captions of data related in a to-many fashion link to a list view showing a filtered view of the table.

Try moving around until you find a non-empty to-many entry and click on the label to get to one. You can move back to the root by clicking on the database name in the header.

SQuiL has stopped working due to an internal error.

If you are curious you may find further information in the browser console, which is accessible through the devtools (F12).

Reload